

(Due date: April 2nd @ 5:30 pm)

PROBLEM 1 (20 PTS)

- Counter features:*

-

- ### PROBLEM 2 (15 PTS)


-
- A block diagram of a Finite State Machine (FSM). The block is labeled "FINITE STATE MACHINE". It has three inputs: "x" (black arrow), "clock" (blue arrow with a triangle symbol), and "resetn" (red arrow with a bubble symbol). It has one output: "z" (black arrow).

PROBLEM 3 (30 PTS)



- ```

graph TD
 Start([Start]) --> S1[S1]
 S1[resetn=0
sclr ← 1] --> D1{s}
 D1 -- 0 --> S1
 D1 -- 1 --> S2[S2]
 S2[] --> D2{z}
 D2 -- 0 --> E[E ← 1]
 E --> S2
 D2 -- 1 --> S3[S3]
 S3[sclr ← 1] --> S4[S4]
 S4[wt ← 1] --> D3{z}
 D3 -- 1 --> S4
 D3 -- 0 --> S5[S5]
 S5[done ← 1] --> D4{s}
 D4 -- 1 --> S5
 D4 -- 0 --> S1

```



- Complete the timing diagram of the following FSM. Is this a Mealy or a Moore machine? Why? (5 pts)



- Provide the state diagram (in ASM form) and complete the timing diagram of the FSM whose VHDL description is listed below. (15 pts)

```

library ieee;
use ieee.std_logic_1164.all;

entity circ is
 port (clk, resetn: in std_logic;
 a, b: in std_logic;
 x,w,z: out std_logic);
end circ;


```

```

architecture behavioral of circ is
 type state is (S1, S2, S3);
 signal y: state;
begin
 Transitions: process (resetn, clk, a, b)
 begin
 if resetn = '0' then y <= S1;
 elsif (clk'event and clk = '1') then
 case y is
 when S1 =>
 if a = '1' then
 if b = '1' then y <= S3; else y <= S1; end if;
 else
 y <= S2;
 end if;
 when S2 =>
 if a = '1' then y <= S3; else y <= S2; end if;
 when S3 =>
 if b = '1' then y <= S1; else y <= S3; end if;
 end case;
 end if;
 end process;

 Outputs: process (y, a, b)
 begin
 x <= '0'; w <= '0'; z <= '0';
 case y is
 when S1 => if a = '0' then z <= '1'; end if;
 when S2 => w <= '1';
 when S3 => if b = '1' then x <= '1'; end if;
 end case;
 end process;
end behavioral;

```



### PROBLEM 4 (20 PTS)

- Complete the timing diagram of the following digital circuit that includes an FSM (in ASM form) and a datapath circuit.

